# DPU on PYNQ-Z2 (1)

Vivado Project

## Outline

- DPU Introduce
- Vivado project Build

- The Xilinx<sup>®</sup> Deep Learning Processing Unit (DPU) is a configurable computation engine optimized for convolutional neural networks.
- It includes a set of highly optimized instructions, and supports most convolutional neural networks, such as VGG, ResNet, GoogLeNet, YOLO, SSD, MobileNet, FPN, and others.
- The DPU requires instructions to implement a neural network and accessible memory locations for input images as well as temporary and output data. A program running on the application processing unit (APU) is also required to service interrupts and coordinate data transfers.



DPU Top-Level Block Diagram

- The DPU has the following features:
  - One AXI slave interface for accessing configuration and status registers.
  - One AXI master interface for accessing instructions.
  - Supports configurable AXI master interface with 64 or 128 bits for accessing data depending on the target device.
  - Some highlights of DPU functionality include:
    - Configurable hardware architecture core includes: B512, B800, B1024, B1152, B1600, B2304, B3136, and B4096
    - Maximum of three homogeneous cores
    - Convolution and deconvolution
    - Depthwise convolution
    - Max pooling
    - Average pooling
    - ReLU, ReLU6, and Leaky ReLU
    - Concat
    - Elementwise-Sum
    - Dilation
    - Reorg
    - Fully connected layer
    - Softmax (Not Support at Zynq-7000)
    - Batch Normalization
    - Split



DPU IO ports

Product Guide: PG338

Signal Name	Interface Type	Width	I/O	Description
S_AXI	Memory mapped AXI slave interface	32	I/O	32-bit memory mapped AXI interface for registers.
s_axi_aclk	Clock	1	T	AXI clock input for S_AXI
s_axi_aresetn	Reset	1	1	Active-Low reset for S_AXI
dpu_2x_clk	Clock	1	1	Input clock used for DSP blocks in the DPU. The frequency is twice that of m_axi_dpu_aclk.
dpu_2x_resetn	Reset	1	1	Active-Low reset for DSP blocks
m_axi_dpu_aclk	Clock	1	1	Input clock used for DPU general logic.
m_axi_dpu_aresetn	Reset	1	1	Active-Low reset for DPU general logic
DPUx_M_AXI_INSTR	Memory mapped AXI master interface	32	I/O	32-bit memory mapped AXI interface for DPU instructions.
DPUx_M_AXI_DATA0	Memory mapped AXI master interface	128	I/O	128-bit memory mapped AXI interface for DPU data.
DPUx_M_AXI_DATA1	Memory mapped AXI master interface	128	I/O	128-bit memory mapped AXI interface for DPU data.
dpu_interrupt	Interrupt	1~3	0	Active-High interrupt output from DPU. The data width is determined by the number of DPU cores.
SFM_M_AXI (optional)	Memory mapped AXI master interface	128	I/O	128-bit memory mapped AXI interface for softmax data.
sfm_interrupt (optional)	Interrupt	1	0	Active-High interrupt output from softmax module.
dpu_2x_clk_ce (optional)	Clock enable	1	0	Clock enable signal for controlling the input DPU 2x clock when DPU 2x clock gating is enabled.

Product Guide: PG338

Table 7: Deep Neural Network Features and Parameters Supported by the DPU

Features	Description				
	Kernel Sizes	W: 1–16 H: 1–16			stride w * output channel <= 256 *
	Strides	W: 1–4 H:1–4		Stride_w	channel_parallel
	Padding_w	1: kernel_w - 1		Stride_h	Arbitrary
	Padding_h	1: kernel_h - 1		Padding_w	1: kernel_w - 1
Convolution	Input Size	Arbitrary		Padding_h	1: kernel_h - 1
Convolution	Input Channel	1–256 * channel_parallel		Input Size	Arbitrary
	Output Channel	1–256 * channel_parallel		Input Channel	1–256 * channel_parallel
	Activation	ReLU, LeakyReLU, or ReLU6		Output Channel	1–256 * channel_parallel
		dilation * input channel <= 256 * channel parallel		Activation	ReLU or LeakyReLU
	Dilation	&& stride w == 1 && stride h == 1		Kernel Sizes	W: 1–8 H: 1–8
	Kernel Sizes	W: 1–16 H: 1–16	Max Pooling	Strides	W: 1–4 H:1–4
	Strides	W: 1-4 H:1-4	-	Padding	W: 1–4 H: 1–4
	Dadding w		Elementwice cum	Input channel	1–256 * channel_parallel
	Padding_w	I: kernel_w - I	Elementwise-sum	Input size	Arbitrary
	Padding_h	1: kernel_h - 1	Concat	Output channel	1–256 * channel_parallel
Depthwise	Input Size	Arbitrary		Childre	stride * stride * input_channel <= 256 *
Convolution	Input Channel	1–256 * channel_parallel	Reorg	Strides	channel_parallel
	Output Channel	1–256 * channel_parallel		Input_channel	Input_channel <= 2048 * channel_parallel
	Activation	ReLU or ReLU6		Output_channel	Arbitrary
	Dilation	dilation * input_channel <= 256 * channel_parallel			
		&& stride_w == 1 && stride_h == 1			
Deconvolution	Kernel Sizes	W: 1–16 H: 1–16			

### DPU Introduction- DPU with Enhanced Usage of DSP

- DSP Double Data Rate (DDR) technique is used to improve the performance achieved with the device.
- Therefore, two input clocks for the DPU are needed, one for general logic, and the other for DSP slices.



Difference between DPU without DSP DDR and DPU Enhanced Usage

Product Guide: PG338

#### **DPU Introduction-DPU Convolution Architecture**

Convolution Architecture	Pixel Parallelism (PP)	Input Channel Parallelism (ICP)	Output Channel Parallelism (OCP)	Peak Ops (operations/per clock)
B512	4	8	8	512
B800	4	10	10	800
B1024	8	8	8	1024
B1152	4	12	12	1150
B1600	8	10	10	1600
B2304	8	12	12	2304
B3136	8	14	14	3136
B4096	8	16	16	4096

**Table 8: Parallelism for Different Convolution Architectures** 

In each clock cycle, the convolution array performs a multiplication and an accumulation, which are counted as two operations. Thus, the peak number of operations per cycle is equal to PP\*ICP\*OCP\*2.

#### DPU Introduction-RAM Usage

DPU Architecture	Low RAM Usage	High RAM Usage
B512 (4x8x8)	73.5	89.5
B800 (4x10x10)	91.5	109.5
B1024 (8x8x8)	105.5	137.5
B1152 (4x12x12)	123	145
B1600 (8x10x10)	127.5	163.5
B2304 (8x12x12)	167	211
B3136 (8x14x14)	210	262
B4096 (8x16x16)	257	317.5

#### Table 9: Number of BRAM36K Blocks in Different Architectures for Each DPU Core

#### **DPU Introduction-Channel Augmentation**

- Channel augmentation is an optional feature for improving the efficiency of the DPU when handling input channels much lower than the available channel parallelism.
- When the number of input channels is larger than the channel parallelism, then enabling channel augmentation will not make a difference
- In summary, the channel augmentation can improve the total efficiency for most CNNs, but it will cost extra logic resources.

DPU Architecture	Extra LUTs with Channel Augmentation
B1024 (8x8x8)	2670
B1152 (4x12x12)	2189
B4096 (8x16x16)	1550
B512 (4x8x8)	1475
B800 (4x10x10)	2796
B1600 (8x10x10)	2832
B2304 (8x12x12)	1697
B3136 (8x14x14)	1899

Table 10: Extra LUTs of DPU with Channel Augmentation

#### DPU Introduction- DSP Usage

- This allows you to select whether DSP48E slices will be used for accumulation in the DPU convolution module.
- In low DSP usage mode, the DPU IP will use DSP slices only for multiplication in the convolution.
- In high DSP usage mode, the DSP slice will be used for both multiplication and accumulation.
- Thus, the high DSP usage consumes more DSP slices and less LUTs

	Hig	gh DSP Usa	ige			Lov	w DSP Usa	ge	
Arch	LUT	Register	BRAM	DSP	Arch	LUT	Register	BRAM	DSP
B512	20055	28849	69.5	98	B512	21171	33572	69.5	66
B800	21490	34561	87	142	B800	22900	33752	87	102
B1024	24349	46241	101.5	194	B1024	26341	49823	101.5	130
B1152	23527	46906	117.5	194	B1152	25250	49588	117.5	146
B1600	26728	56267	123	282	B1600	29270	60739	123	202
B2304	39562	67481	161.5	386	B2304	32684	72850	161.5	290
B3136	32190	79867	203.5	506	B3136	35797	86132	203.5	394
B4096	37266	92630	249.5	642	B4096	41412	99791	249.5	514

#### Table 11: Resources for Different DSP Usage

#### **DPU Introduction- DPU Development Flow**

- The DPU requires a device driver which is included in the Xilinx Deep Neural Network Development Kit (DNNDK) toolchain.
- Vivado to generate the bitstream. Then, download the bitstream to the target board and install the DPU driver.



Basic Development Flow

DNNDK User Guide (UG1327)

Product Guide: PG338

#### DPU Introduction- Example System with DPU



Example System with DPU

Product Guide: PG338

## Vivado Project Build

#### Open vivado and create new project



#### Change project name and directory

À New Project		×
Project Name		
Enter a name for y	our project and specify a directory where the project data files will be stored.	<b>*</b>
1.Setup pi	roject name and directory	
<u>P</u> roject name:	pynqz2_dpu	$\otimes$
Project location:	D:/	⊗ …
🖌 Create proje	ct subdirectory	
Project will be cr	reated at: D:/pynqz2_dpu	
	2.Click next	
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish	Cancel

#### Select RTL project and next



#### Select pynq-z2 Board File

#### À New Project $\times$ Default Part Choose a default Xilinx part or board for your project. 1.Click boards Boards Parts Reset All Filters Install/Update Boards Vendor: All Name: All Board Rev: Latest $\mathbf{v}$ $\sim$ $\mathbf{v}$ Search: Q- $\sim$ Block RA... Ultra RAMs Display ... Preview File Versi... Part I/O Pin C... Board Rev Available ... LUT Ele... FlipFlops Vendor ZedBoard Zy 2.Select pynq-z2 em.avnet... 1.4 xc7z020c... 484 d 200 53200 106400 140 0 Add Daught pynq-z2 tul.com.tw 1.0 xc7z020c... 400 1.0 125 53200 106400 140 0 Artix-7 AC70 xilinx.com xc7a200t... 269200 1.4 676 400 134600 365 0 Add Daught 1.1 Alveo U200 xilinx.com 1.3 2104 1.0 1182240 2364480 2160 960 Accelerat... 676 $\sim$ < = ->1 3.click next (?) < Back Next > <u>F</u>inish Cancel

#### Project Summary should be look like this

À New Project			×
	New Project Summary		
HLx Editions	A new RTL project named 'pynqz2_dpu' will be created.		
	<ul> <li>The default part and product family for the new project: Default Board: pynq-z2</li> <li>Default Part: xc7z020clg400-1</li> <li>Product: Zynq-7000</li> <li>Pamily: Zynq-7000</li> <li>Package: clg400</li> <li>Speed Grade: -1</li> </ul>		
	To create the project, click Finish		
?		< Back <u>N</u> ext > <u>Finish</u>	Cancel

### Add DPU IP repository

#### zcu102-dpu-trd-2019-1-timer Download link



#### Creat Block design



×

ſ

 $\otimes$ 

 $\mathbf{v}$ 

 $\mathbf{v}$ 

Cancel

#### Add Zynq processor and click Run Block Automation



### Configure processing\_system7\_0



## Configure processing\_system7\_0

💺 Re-customize IP					×		
ZYNQ7 Processing S	System (5.5)			4			
🗿 Documentation 🛛 🌞 Pr	resets 🛯 🖆 IP Location 💠 Import XPS Settings						
Page Navigator —	PS-PL Configuration			À Re-customize IP			×
Zynq Block Design	←  Q  <u>¥</u>   ♦			ZYNQ7 Processing Sy	stem (5.5)		λ.
PS-PL Configuration	Search: Q-			Documentation      A Pres	sets 🕞 IP Location 👌 Import XPS Setti	ings	
Peripheral I/O Pins	Name > General	Select	Description			195	
MIO Configuration	> AXI Non Secure Enablement	0 ~	Enable AXI Non Secure Transaction	Page Navigator —	Interrupts		Summary Report
Clock Configuration	GP Slave AXI Interface     HP Slave AXI Interface			Zynq Block Design	←  Q  ≚   ≑		
DDR Configuration	> S AXI HP0 interface		Enables AXI high performance slave interfac	PS-PL Configuration	Search: Q-		
	> S AXI HP1 interface	<b>v</b>	Enables AXI high performance slave interfa	Peripheral I/O Pins	Interrupt Port	ID	Description
SMC Timing Calculation	✓ S AXI HP2 interface		Enables AXI high performance slave interfac	d .	V Fabric Interrupts		Ehable PL Interrupts to PS and vice versa
Interrupts	S AXI HP2 DATA WIDTH	32 🗸	Allows HP2 to be used in 32/64 bit data wid	t MIO Configuration	✓ FE-FS Interrupt Forts	[91:84] [68:6:	Enables 16-bit shared interrunt nort from the PL_MSR is assigned the bi
	> S AXI HP3 interface		Enables AXI high performance slave interfac	Clock Configuration		28	Enables fest private interrupt signal for CPU 0 from the PL
	> ACP Slave AXI Interface					31	Enables private interrupt signal for CPU0 from the PL
	> DMA Controller			DDR Configuration		28	Enables fast private interrupt signal for CPU1 from the PL
	> PS-PL Cross Trigger interface		Enables PL cross trigger signals to PS and	SMC Timing Calculation		31	Enables private interrupt signal for CPU1 from the PL
					> PS-PL Interrupt Ports		
				Interrupts			
<b>PS-PL</b> cor	nfiguration -> HP SI	ave AX	(I Interface				
				Interrunts-	> Fahric Interru	nts -> IR	C F2P[15:0]
-> 5 AXI F	IPU <sup>®</sup> HPZ			incertapts			
Change S	AXI HP2 Data WID	TH 64	-> 32	-			
change 5			> 52		d ignoro wornin		
				CIICK OK af	iu ignore warnin	igs.	
							OK

#### It should look like this



ZYNQ7 Processing System

#### Add DPU IP

## 1.Search for DPU IP and add it into design



#### Connect DPU with PS

DPU0\_M\_AXI\_DATA0 -> S\_AXI\_HP0 DPU0\_M\_AXI\_DATA1 -> S\_AXI\_HP1 DPU0\_M\_AXI\_INSTR -> S\_AXI\_HP2 (DPU) S\_AXI -> M\_AXI\_GP0 dpu\_interrupt -> (concat) in0, (concat)dout -> (PS) IRQ\_F2P



#### Add other require IP



### Configure clocking wizard



#### Connect clock



#### Connect reset



#### Connect lock



#### Connect Clock\_150Mhz



#### Connect Clock\_300Mhz



### Connect dpu aresetn (Active-low reset)



2.





#### **Final Layout**



## Assign address

File       Explosi       Applies       Window       Layout       Get Window       Layout       Get Window       Layout       Get Window       Explosi       Explosi <th>Ready</th>	Ready
Flow Navigator     E I I I I I I I I I I I I I I I I I I I	? - C
V PROLIFICT MANAGER            Sources             Sources             Add Sources             Add Sources	? 🗆 🖒
Add Sources       Add Sources     Q X II     Q X III       Add sources     A design_1	
Language Templatos	•
✓ IP INTEGRATOR            • dpu vu 0 DPU0 M AXI DATA1	
Ureate Libok Design = dpii_m_0_DPLI0_M_AX0_INSTR V III /processing_system7_0/Data (32 address bits : 0x40000000 [ 1G ])	
Open Flock Design S_AXI reg0 0x4F00_0000 2 16M	Ox4FFF_FFFF
Generate Block Design * processing system? 0 M AXI GP0	
✓ SIMULATION 12 OK_WE_0_OK_OUT_150M	
Run Simulation T clk_wiz_0_clk_out_300M	
T ok we use address is	
RTL ANALYSIS     TE dou ou 0 countivenuet	
Open Flahorated Design     Address Space Properties     ? -      Ox4F00 0000 ~ Ox4FFF FFFF	
Y SYNTHESIS	
Run Synthesis Uase name: Usta	
> Open Synthesized Design Full name: processing_system7_0/Data	
VINPLEMENTATION Width: 32	
Run Implementation     Moster block: + processing_system7_0	
> Open Implemented Design	
ERCORTAN AND DUDING	
Constate Bitch earn	
> Open Hardware Manager A Messages Log Reports Design Runs	? _ 🗆 🗠

#### Validate Design



### Create HDL Wrapper

≽ քրյուլ/2_dps - 🖸 /րյուլ/2_4րո/թյուլ/2	dji i sja] - Vioada 2020	)1				з ×
Eile Esil Flow Isols Repart	a <u>W</u> indow Lagou	<u>View</u> <u>Нер</u> <u>Q. Ошкк Асс</u>	000			Ready
□, ₩ ★ → □ = ×	* 3 Þ. I					📰 De'asit Layout 🔍 🗸
Flow Mavigator 🛛 😤 🎍 🤋 🔔	BLOCK DESIGN - desig	<sup>vut</sup> 2 Righ	t Click a	at		? ×
1 Switch to source	Sources e Desi	on Signals Fourt	2.05	Address Editor × Diagram		205
T.SWIECIAGO SOULCE	9 7 0 1	design	_1(des	ign_1.bd) an	C + P / P → C or = Default Vow ~	9
4dd Seurces	v 🗇 Design Source		roato H	DI Wranner		
Longuage Templatos	Allet design	1 (design (1.6d)			proc sys reset 150M	1
⊕ ii Catalog	> 🖾 Considants	Source Node Properties	Chi+E		- slovest_sync_ds	
	V El Gracianos 21	Cocen File	AE+Q		• cat_reset in cus_struct_reset(0.0) -	
· IP INTEGRATOR	> C Utility George	Oreate HDL Wrapper			- mb_debug_sys_rst interconnect_areaeth[0.0]	
Greate block Deaign		View Instantiation Template		TT .	- dem_lockec pericheral_anceen(0.0)	
Open Flock Design		Reset Durbut Products			A Create HDL Wrapper	×
Generate Block Design		Restara Edu				1164
Y SINULATION		Copy File 1 No Provid			You can either add or copy the HDL wrapper file to the project. Use copy	+ 5,4
Run 3 mutation		Copy All Filles into Project	1284	ch wir 0	option if you would like to modify this file.	_DATA0 + + 5_A
	Hierarchy IP S	X Kemovel de trom i roject	Lielete	CR NZ U		
✓ RTL ANALYSIS		Priable File	H-Fquis	setn of car 150M	Options	oem.pt[0:5] - N_AXI
Open Flatorated Design	Source File Proper	Disable File	At+Minus	Un1 clk_cut_300M	Convigence of the second state of the second s	5_AXI
Y SYNTHESIS	🙈 design_1.bd	Hi orarchy Update		Clocking Wizard		1 (DEU)
Run Sarthesis	Enabled	C Refresh Therardsy			Let Vivado manage wrapper and auto-update 3.Click OK	
Doen Suntres zed Design	Location	P Hierarchy				
	Type	Set as Top		•	OK   Cancel	xionest 0
<ul> <li>IMPLEMENTATION</li> </ul>	Part	Add Module to Block Design				
Run Impiementation	1.00	Sed Fire Type			- slowest_sync_clk mb_reset -	ho[0.0] dout[1:0]
3 Open Implemented Design	10.00	Set Used In_			construction     construction     construction	
	siçaries.	Edit Constraints Beta			<ul> <li>(0.0)magaina (comparation of the set and the set and the set of the set of</li></ul>	Concat
THERE AND AND TO THERE	General Proper	Accession 2 5 5 5 cm			- dom_locked peripheral_areach(0.0)	·
en Gonerate Ettab sam		Associace SLP PERS .	1	,		
Open Hardware Manader	Tcl Console ×	+ Pad Sources	AK*A			2 - 0 12
	Q ¥ \$	(sport II) Otatus				

#### **Generate Bitstream**



#### Wait for it



#### Finish



#### **Export Hardware**

Project Add Sogrow - Crose Project	All-A	▶, 福 54 10 B EMENTED DESIGN - xc7z02200g+00 nc+s Netlist x
Cose Implemented Lies gr	·	8
Constraints Elmutation waveform	•	issign_t_wrapper ii: Nets (139)
Cher <u>knoin</u> t		]] desiųn_1_i (desiųn_1)
lextegtor	1.Clic	ck Export Hardware
lextedtor Import Experj	1.Clic	k Export Hardware
ledtgtor Import Experj	1.Clic	Export Hardware
lextEdior Import Exporj Emrt. Egit	1.Clic	Export Hardware Export Hardware Export Constraints Laport Pylocks

#### 🝌 Export Hardware Platform × Export Hardware Platform This wizard will guide you through the export of a hardware platform for use in the Vitis or PetaLinux software tools. To export a hardware platform, you will need to provide a name and location for the exported file and specify the platform properties. Platform type Eixed A platform supporting embedded software development only. Expandable A platform supporting acceleration. **EXILINX**. 2.click next < Back <u>F</u>inish Cancel <u>N</u>ext >

#### **Export Hardware**





#### **Click Finish**



#### Done!

→ 本機 → Plextor 9G (D:) → pynqz2_dpu				
		修改日期	類型	大小
	🚽 pynqz2_dpu.cache	2021/4/7 下午 08	檔案資料夾	
<i>*</i>	pynqz2_dpu.hbs	2021/4/7 下午 08	檔案資料夾	
*	pynqz2_dpu.hw	2021/4/8 下午 06	檔案資料夾	
*	pynqz2_dpu.ip_user_files	2021/4/7 下午 08	檔案資料夾	
*	pynqz2_dpu.runs	2021/4/8 下午 03	檔案資料夾	
Drive (l: 🖈	pynqz2_dpu.sim	2021/4/7 下午 08	檔案資料夾	
enshot	pynqz2_dpu.srcs	2021/4/7 下午 08	檔案資料夾	
d	pynqz2_dpu.xpr	2021/4/8 下午 07	Vivado Project File	25 KB
ow	📄 pynqz2_dpu.xsa	2021/4/8 下午 09	XSA 檔案	1,873 KB

Save pynqz2\_dpu.xsa